

WHAT IS CLAIMED IS:

- 1 1. A method of performing a two stage anneal in the formation
2 of a conductive line, the method comprising:
3 forming a trench in a dielectric layer;
4 providing a seed layer in the trench;
5 providing a copper material in the trench;
6 slowly annealing the copper material at a low temperature for
7 a long period of time; and
8 subsequently annealing at a higher temperature than the low
9 temperature and for a shorter period of time than the long period of time
10 the copper material to distribute at least one alloy element.
- 1 2. The method of claim 1, further comprising providing a barrier
2 layer along lateral side walls of the trench, the barrier layer being disposed
3 between the seed layer and the dielectric layer.
- 1 3. The method of claim 1, where in the barrier layer is tantalum
2 (Ta), titanium nitride (TiN), titanium silicon nitride (TiSiN) or tungsten
3 nitride (WN_x).
- 1 4. The method of claim 1, wherein low temperature is less than
2 100°C.
- 1 5. The method of claim 4, wherein the long period of time is
2 between approximately 8 and 24 hours.
- 1 6. The method of claim 1, wherein the higher temperature is in
2 a range from 250°C to 350°C.
- 1 7. The method of claim 1, wherein the low temperature is 80°C
2 or less.

1 8. A method of forming a copper structure in an integrated
2 circuit fabrication process, the method comprising:
3 providing a copper seed layer;
4 electroplating the seed layer to provide copper material;
5 providing a first anneal to form large grain sizes in the copper
6 material; and
7 providing a second anneal to distribute alloy elements
8 uniformly in the copper material.

1 9. The method of claim 8, wherein the first anneal causes grain
2 growth in the copper material.

1 10. The method of claim 8, wherein the second anneal is
2 performed at a higher temperature than the first anneal.

1 11. The method of claim 8, wherein the alloy elements include at
2 least one of tin (Sn), calcium (Ca), chromium (Cr), zinc (Zn), zirconium
3 (Zr), hafnium (Hf), and lanthanum (La).

1 12. The method of claim 8, further comprising:
2 providing the alloy elements in a layer above the copper
3 material.

4 13. The method of claim 8, wherein the alloy elements are
5 included in the seed layer.

1 14. The method of claim 13, further comprising providing
2 additional alloy elements in a layer above the copper material.

1 15. The method of claim 8, wherein first anneal occurs at a
2 temperature less than 100°C.

1 16. A method of forming a damascene conductive structure in an
2 integrated circuit, the method comprising:

3 providing a copper layer;

4 providing a source of at least one alloy element;

5 first annealing the copper layer to cause large grain growth
6 over a long period of time; and

7 second annealing the copper layer to distribute the at least
8 one alloy element in the copper layer.

1 17. The method of claim 16, wherein the first annealing occurs
2 at temperatures of less than 100°C for more than 8 hours.

1 18. The method of claim 16, wherein the second annealing is
2 performed after the first annealing.

1 19. The method of claim 17, wherein the second annealing is
2 performed at temperatures over 250°C and for a time of less than 1 hour.

1 20. The method of claim 15, wherein the alloy elements include
2 at least one of zirconium (Zr), hafnium (Hf), and lanthanum (La).